

08-24-00

A

08/23/00

jc845 U.S. PTO

Please type a plus sign (+) inside this box → ☐

Approved for use through 09/30/2000. OMB 0651-0032  
 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. E0862  
 First Inventor or Application Identifier Atul Garg  
 Title Network Transmitter With Data Frame....  
 Express Mail Label No. EK347081946US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

- ☒ \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
- ☒ Specification [Total Pages 19]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
- ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 5]
- Oath or Declaration [Total Pages 2]
  - ☒ Newly executed (original or copy)
  - ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

\* NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

ADDRESS TO: Assistant Commissioner for Patents  
 Box Patent Application  
 Washington, DC 20231

- ☐ Microfiche Computer Program (Appendix)
- Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - ☐ Computer Readable Copy
  - ☐ Paper Copy (identical to computer copy)
  - ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

- ☒ Assignment Papers (cover sheet & document(s))
- ☐ 37 C.F.R. § 3.73(b) Statement of Power of Attorney (when there is an assignee)
- ☐ English Translation Document (if applicable)
- ☐ Information Disclosure Statement (IDS)/PTO-1449 [Copies of IDS Citations]
- ☐ Preliminary Amendment
- ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
- ☐ \* Small Entity Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
- ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
- ☒ Other: Express Mail Certification

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_  
 Prior application information: Examiner \_\_\_\_\_ Group / Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or ☐ Correspondence address below

Name	Mark D. Saralino				
	Renner, Otto, Boisselle & Sklar LLP				
Address	19th Floor				
	1621 Euclid Avenue				
City	Cleveland	State	Ohio	Zip Code	44115-2191
Country	U.S.A.	Telephone	216-621-1113	Fax	216-621-6165

Name (Print/Type)	Mark D. Saralino	Registration No. (Attorney/Agent)	34,243
Signature	<i>Mark D. Saralino</i>	Date	8/23/00

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

jc845 U.S. PTO  
 09/644664  
 08/23/00

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# FEE TRANSMITTAL for FY 2000

Patent fees are subject to annual revision.  
Small Entity payments must be supported by a small entity statement,  
otherwise large entity fees must be paid. See Forms PTO/SB/09-12.  
See 37 C.F.R. §§ 1.27 and 1.28.

TOTAL AMOUNT OF PAYMENT (\$) 784.00

## Complete if Known

Application Number	Unknown
Filing Date	Herewith
First Named Inventor	Atul Garg
Examiner Name	Unknown
Group / Art Unit	Unknown
Attorney Docket No.	E0862

## METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:

Deposit Account Number 18-0988

Deposit Account Name Renner, Otto, Boisselle

☒ Charge Any Additional Fee Required Under 37 CFR §§ 1.16 and 1.17

2. ☒ Payment Enclosed:

☒ Check ☐ Money Order ☐ Other

## FEE CALCULATION

### 1. BASIC FILING FEE

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 690	201 345	Utility filing fee	690
106 310	206 155	Design filing fee	
107 480	207 240	Plant filing fee	
108 690	208 345	Reissue filing fee	
114 150	214 75	Provisional filing fee	

SUBTOTAL (1) (\$) 690

### 2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
23	-20** = 3	18	54
3	-3** = 0	78	0
Multiple Dependent		260	0

\*\*or number previously paid, if greater; For Reissues, see below

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description
103 18	203 9	Claims in excess of 20
102 78	202 39	Independent claims in excess of 3
104 260	204 130	Multiple dependent claim, if not paid
109 78	209 39	** Reissue independent claims over original patent
110 18	210 9	** Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$) 54

## FEE CALCULATION (continued)

### 3. ADDITIONAL FEES

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130	205 65	Surcharge - late filing fee or oath	
127 50	227 25	Surcharge - late provisional filing fee or cover sheet.	
139 130	139 130	Non-English specification	
147 2,520	147 2,520	For filing a request for reexamination	
112 920*	112 920*	Requesting publication of SIR prior to Examiner action	
113 1,840*	113 1,840*	Requesting publication of SIR after Examiner action	
115 110	215 55	Extension for reply within first month	
116 380	216 190	Extension for reply within second month	
117 870	217 435	Extension for reply within third month	
118 1,360	218 680	Extension for reply within fourth month	
128 1,850	228 925	Extension for reply within fifth month	
119 300	219 150	Notice of Appeal	
120 300	220 150	Filing a brief in support of an appeal	
121 260	221 130	Request for oral hearing	
138 1,510	138 1,510	Petition to institute a public use proceeding	
140 110	240 55	Petition to revive - unavoidable	
141 1,210	241 605	Petition to revive - unintentional	
142 1,210	242 605	Utility issue fee (or reissue)	
143 430	243 215	Design issue fee	
144 580	244 290	Plant issue fee	
122 130	122 130	Petitions to the Commissioner	
123 50	123 50	Petitions related to provisional applications	
126 240	126 240	Submission of Information Disclosure Stmt	
581 40	581 40	Recording each patent assignment per property (times number of properties)	40.
146 690	246 345	Filing a submission after final rejection (37 CFR § 1.129(a))	
149 690	249 345	For each additional invention to be examined (37 CFR § 1.129(b))	


Other fee (specify) \_\_\_\_\_

Other fee (specify) \_\_\_\_\_

\* Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$) 40

## SUBMITTED BY

Name (Print/Type) Mark D. Saralino  
Signature 

Registration No. (Attorney/Agent) 34,243

## Complete (if applicable)

Telephone 216-621-1113

Date 8/23/00

## WARNING:

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Atty Docket No. E0862

**NETWORK TRANSMITTER WITH DATA FRAME PRIORITY MANAGEMENT  
FOR DATA TRANSMISSION**

by

**Atul Garg and Yatin Acharya**

**CERTIFICATION UNDER 37 CFR 1.10**

I hereby certify that the attached patent application (along with any other paper referred to as being attached or enclosed) is being deposited with the United States Postal Service on this date August 23, 2000, in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number EK347081946US addressed to the: Box Patent Application, Assistant Commissioner for Patents, Washington, D.C. 20231.

Lisa L. DeForrest

(Typed or Printed Name of Person Mailing Paper)

*Lisa L. DeForrest*

(Signature of Person Mailing Paper)

**TITLE: NETWORK TRANSMITTER WITH DATA FRAME PRIORITY  
MANAGEMENT FOR DATA TRANSMISSION**

**Technical Field**

The present invention relates generally to network interfacing, and more particularly, to an apparatus and method for prioritizing data frames for transmission on a network medium.

**Background of the Invention**

As computer engineering and digital signal processing technology has advanced, there has been an increasing demand for cost-efficient transmission of digital information through communication networks. To meet this demand, high-speed packet-switched communication networks have been developed. The packet-switched communication network typically multiplexes different information sources into a single communication channel to maximize bandwidth utilization. For example, in a packet-switched network, computer data files, digitized voice data, and other data content are coded into transmission frames. Each data frame transmission is then transmitted to a remote device on a network medium when the channel is available.

A problem with such networks is that during peak transmission periods, the network can become congested. When the network is congested, data frames are held in queues of transmitters and switching nodes, causing delays in delivery of data frames. Traditionally, data frames are transmitted in the order they are received, first-in-first-out (FIFO), irrespective of a data frame's priority.

When data frames containing computer data files or other computer data content are delayed, the delay may be noticeable and annoying to a user waiting for a file or a web page to load. However, when the file arrives, it is just as useful and provides the same information content to the computer or the user as if it had arrived in a faster time. This can be referred to as non-time sensitive data or non-real time data, i.e., lower priority data frames.

On the other hand, data frames that contain digitized voice data representing voice communication, such a telephone call between two operators, are time sensitive

or real time data, i.e., higher priority data frames. When speech is digitized, segmented, and compressed into speech frames, each data frame must arrive at the receiver within a fixed time window for the receiver to decompress and reconstruct to an analog audio signal. Network delay of time sensitive packets, such as digitized voice data, will result a broken audio signal at the receiver and/or completely unintelligible sound bursts. In either case, time sensitive data, unlike non-time sensitive data, is useless if it does not arrive on time because of congested networks. While digital audio data and digital video data are obvious examples of time sensitive data, other types of data in any transaction processing system can have varying priority requirements for network resources.

One solution to relieve network congestion and to ensure timely delivery of all data frames regardless of time sensitivity or priority is simply to increase overall network bandwidth by increasing the data rate and/or adding additional transmission lines and/or routers. However, such solution can be costly, and the additional resources are not needed during periods the network is not congested.

Another solution to ensure timely deliver of time sensitive data frames is to prioritize data frames within the queue. However, prioritizing frames within a queue does not resolve a front of line blocking problem. A front of line blocking problem occurs when, for example, the highest priority data frame (say priority 3) is retrieved from a queue and is written to a register (or other memory) for transmission in the next available time slot (e.g. interval of time available to the media access controller for transmission). At this time, that data frame is isolated from the remaining data frames left in the queue. The remaining data frames in the queue may be reprioritized with newer, incoming data frames, however, no other frames can be transmitted until that first data frame is transmitted. Hence, a higher priority data frame (say 6) which has come into the queue after the first frame was written to the register is blocked from transmitting before the lower priority data frame 3.

What is needed is a transmitter system and a method that provides for higher priority frames to be prioritized over lower priority frames which does not suffer the front of line blocking problems associated with known prioritization systems.

### Summary of the Invention

A first aspect of the present invention is to provide a frame processing unit for transmitting data frames of varying priorities on a network medium. The frame processing unit comprises: a) a frame buffer management circuit receiving data frames and storing data frames in a buffer memory; b) a register storing data representing the existence of data frames of a designated priority in the buffer memory; c) a priority resolution circuit, reading the register to determine the highest priority data frame available for transmission; and d) a frame transmission circuit receiving an address of the highest priority data frame from the priority resolution circuit, receiving a signal from a media access controller indicating that a frame may be transmitted, retrieving a frame from the buffer memory corresponding to the address, and making the data frame available to the media access controller for transmitting to the network medium.

Further, the priority resolution circuit may continually retrieve data from the register to determine the highest priority data frame in the buffer memory and replace an address previously provided to the frame transmission circuit if a higher priority frame becomes available.

The frame buffer may be a random access memory frame buffer and the processing unit may further include a random access memory pointer table storing an indicator of the priority for each frame in the frame buffer along with the address location of each frame in the frame buffer. The frame buffer management circuit may locate the address of the highest priority frame, as indicated by the register, from looking up the priority in the random access memory pointer table.

In one embodiment, the media access controller receives the frame from the frame transmission circuit and makes each frame available to physical layer circuitry. Thereafter, the frame transmission circuit may send a command to the priority resolution circuit which in turn updates the register and the random access memory pointer table to reflect transmission of the frame.

The frame buffer management circuit may receive and store data frames from an application via a peripheral bus and the data received via the peripheral bus may include data of varying priorities as assigned by the application.

A second aspect of the present invention is to provide a method of transmitting the highest priority data frame available in a frame buffer. The method comprises: a) reading data from a register to determine the priority of the highest priority data frame available for transmission; b) locating a frame buffer address at which the highest priority frame is stored in a frame buffer; c) writing the address of the highest priority data frame to a frame transmission circuit; d) overwriting the address of the highest priority data frame with the address of a new highest priority data frame if a new higher yet priority data frame becomes available; and e) retrieving the new highest priority data frame from the frame buffer and transmitting the new highest priority data frame when the network media is available.

The step of locating the frame buffer address may include looking up the frame buffer address in a pointer table which stores the frame buffer address along with the priority of the frame stored at the address. Further, the method may further include updating the register and updating the pointer table upon transmission of a data frame to reflect transmission of the data frame.

A third aspect of the present invention is to provide a network computer comprising a central processing unit operating a plurality of applications generating data frames of varying priorities for transmission on a network medium. The network computer includes a network interface circuit receiving the data frames from the central processing unit and transmitting the data frames on the network medium in priority order. The network interface circuit includes: a) a frame buffer management circuit receiving data frames from the central processing unit and storing data frames in a buffer memory; b) a register storing data representing the existence of data frames of a designated priority in the buffer memory; c) a priority resolution circuit, reading the register to determine the highest priority data frame available for transmission; and d) frame transmission circuit receiving an address of the highest priority data frame from the priority resolution circuit, receiving a signal from a media access controller indicating

that a frame may be transmitted, retrieving a frame from the buffer memory corresponding to the address, and making the data frame available to the media access controller for transmitting to the network medium.

Further, the priority resolution circuit may continually retrieve data from the register to determine the highest priority data frame in the buffer memory and replace an address previously provided to the frame transmission circuit if a higher priority frame becomes available.

The frame buffer may be a random access memory frame buffer and the processing unit may further include a random access memory pointer table storing an indicator of the priority for each frame in the frame buffer along with the address location of each frame in the frame buffer. The frame buffer management circuit may locate the address of the highest priority frame, as indicated by the register, from looking up the priority in the random access memory pointer table.

In one embodiment, the media access controller receives the frame from the frame transmission circuit and makes each frame available to physical layer circuitry. Thereafter, the frame transmission circuit may send a command to the priority resolution circuit which in turn updates the register and the random access memory pointer table to reflect transmission of the frame.

The frame buffer management circuit may receive and store data frames from an application via a peripheral bus and the data received via the peripheral bus may include data of varying priorities as assigned by the application.

### **Brief Description of the Drawings**

Figure 1 is a block diagram of a network in accordance with one embodiment of this invention;

Figure 2 is a block diagram of a client workstation in accordance with one embodiment of this invention;

Figure 3 is a block diagram of a network transmitter circuit in accordance with one embodiment of this invention;



Figure 4a is a flow chart showing exemplary operation of a frame buffer management circuit in accordance with one embodiment of this invention;

Figure 4b is a flow chart showing exemplary operation of a priority resolution circuit in accordance with one embodiment of this invention; and

Figure 4c is a flow chart showing exemplary operation of the of the frame transmission circuit in accordance with one embodiment of this invention; and

Figure 5 is a block diagram of a router in accordance with one embodiment of this invention.

### **Description of the Preferred Embodiments**

The present invention will now be described in detail with reference to the drawings. In the drawings, like reference numerals are used to refer to like elements throughout.

Referring to Figure 1, a network 10 is shown in accordance with one embodiment of this invention. Network 10 includes a router 12 interconnecting three sub networks 13(a) – 13(c), each including a physical medium 14(a) – 14(c) interconnecting devices coupled to each of the sub networks 13(a) – 13(c). Typically, each physical medium 14(a) – 14(c) interconnects each device coupled to the physical medium 14(a) – 14(c) and all such devices communicate data frames with other devices coupled to the physical medium 14(a) – 14(c) using a defined network protocol. For example, network 14(a) may include a physical medium and protocol as set forth in one of the known Ethernet standards. It should be appreciated that the physical medium 14(a) – 14(c) may span a large coverage area and may include a wide area network physical medium and communicate utilizing a wide area network protocol. It should be appreciated that the specific network physical medium and protocol are not intended to limit the scope of this invention and it is contemplated that network 10 may include sub-networks 13(a) – 13(c) which utilize full-duplex networks and/or wireless networks.

Coupled to network 10 is a plurality of client workstations 18(a) – 18(d) which, in the preferred embodiment, are typical desktop computers. Each client workstation 18

includes appropriate hardware and software for communicating over a data network. For example, each workstation 18 may be HPNA 2.0 enabled and the network medium 14 may be a POTS twisted pair telephone network. HPNA 2.0 is a protocol for transferring data over POTS twisted pair telephone wiring that is promulgated by the Home Phone line Networking Association which is an industry consortium including Advanced Micro Devices of Sunnyvale California. Further, each client workstation 18 operates a data processing application which interfaces with an application server 16 via the network 10. Additionally, each client workstation 18 is H.323 enabled for enabling the operator to carry on full duplex audio communications (e.g. telephone calls) with other operators of workstations 18 and other people using the data network 10 via an H.323 telephony gateway 20. H.323 is an Internet protocol (IP) telephony standard promulgated by the International Telephony Union (ITU).

Application server 16 is a typical application server storing and communicating files with each of the client workstations 18. Telephony gateway 20 functions to interconnect digitized audio data frames (e.g. frames of digitized audio data representing telephone calls) between multiple client workstations 18 and/or standard telephones coupled to a PBX system or a local telephone company subscriber loop.

Referring to Figure 2, a block diagram of workstation 18 is shown. Workstation 18 includes a processor 42 and a memory 48 for storing and executing the data processing application 60, audio communication application 50, and any other code needed to drive the various peripheral hardware circuits associated with workstation 18 as discussed herein.

The client workstation 18 includes a typical keyboard 30 and display 32 through which an operator interfaces with the data processing application 60. The keyboard 30 is coupled to keyboard interface circuitry 46, which in turn couples to the processor 42 via peripheral bus 44. A keyboard driver 56 stored in memory 48 drives keyboard 30 using known techniques. Similarly, display 32 is coupled to display interface circuitry 47, such as a video card, which in turn couples to processor 42 via peripheral bus 44. A display driver 54 stored in memory 48 drives the display interface circuitry 47 and display 32.



application data can be referred to as non-real time frames, i.e., data frames which have been assigned lower priorities by an application.

Referring to Figure 3, a block diagram of a transmitter circuit 64 which is useful in implementing the network interface card 62 (Figure 2) is shown. Transmitter circuit 64 determines a priority order of frames for transmission and transmits data frames in such priority order. Transmitter circuit 64 includes a frame processing unit 74 that receives real time data frames and non-real time data frames from peripheral bus 44. Frame processing unit 74 includes a frame buffer management circuit 100 to manage data frames, a random access memory frame buffer 102 for storing incoming data frames, and a priority and address random access memory pointer table 104 to reference data frames. Frame processing unit 74 also includes a register 106 for storing an indicator representing the priority of frames available for transmission, a priority resolution circuit 108 for selecting the highest priority data frame available for transmission (or the priority data frame requested by the media access controller), and a frame transmission circuit 110 for retrieving data frames from the frame buffer 102 and transmitting data frames to the media access controller 72.

In operation, the frame buffer management circuit 100 will function to read incoming data frames received from peripheral bus 44 and to write the data frames to the random access memory frame buffer 102. Further, the frame buffer management circuit 100 writes, to the pointer table 104, the start address and end address corresponding to where the data frame was stored in the frame buffer 102 along with the corresponding priority level. The frame buffer management circuit 100 also sets a bit in the register 106 corresponding to the priority level.

In operation, the priority resolution circuit 108 will function to read the register 106 to determine the highest priority data frame available for transmission, to retrieve the frame's address from the random access memory pointer table 104, and to send the data frame's address to the frame transmission circuit 110. Further, after a frame has been transmitted, the priority resolution circuit clears the random access memory pointer table 104 and, if appropriate, the indicator in the register 106.

In operation, the frame transmission circuit 110 will function to retrieve the data

frame from the random access memory frame buffer 102 and to present the data frame to a media access controller 72. Generally real time data frames will have a high priority level indicator while non-real time data frames will have a low priority indicator. A more detailed discussion of the operation of processing unit 74 is included later  
5 herein with respect to Figures 4a and 4b.

In operation, the media access controller 72 is coupled to a physical layer circuit 68. The physical layer circuit 68 includes digital signal processing circuits for payload encoding bits of data within the transmission data frame and generating a digitized modulated carrier representing the transmission data frame. A digital to analog  
10 converter 70 generates an analog carrier signal on line 71. An analog front end 66 couples the analog carrier signal on line 71 to the network medium 14 and includes appropriate amplifier circuits for assuring that the strength of the signal is within the parameters of the network transmission protocol.

In operation, the media access controller 72 receives a signal from channel sensor circuitry (not shown) on line 73 indicating that the network medium 14 is  
15 available for transmission. Upon receipt of such signal, the media access controller 72 generates a data frame request to the frame transmission circuit 110. Generally, the frame transmission circuit 110 provides the highest priority data frame stored in the random access memory frame buffer 102 to the media access controller 72 for  
20 transmission. However, it is contemplated that in certain environments, the media access controller 72 may request a specific priority frame that is less than the highest priority frame. In such environment, the frame transmission circuit 110 will provide the requested priority framed to the media access controller 72.

Figures 4a, 4b, 4c each show a flowchart representing operation of a circuit  
25 within the frame processing unit 74. Referring specifically to the flowchart of Figure 4a, in conjunction with the block diagram of Figure 3, the operation of the frame buffer management circuit 100 is shown.

At step 80, the frame buffer management circuit 100 monitors the peripheral bus  
30 44 to determine whether a data frame is present for transmission. If a data frame is not available, as indicated by return loop 81, the frame buffer management circuit 100 waits

until a data frame is available from the peripheral bus 44. At step 82, if a data frame is present on the peripheral bus 44, the frame buffer management circuit 100 writes the data to the random access memory frame buffer 102. At step 83, the frame buffer management circuit 100 writes the data frame's address and the frame's priority level to the random access memory pointer table 104. And, at step 84, the frame buffer management circuit 100 sets a bit in the register 106 corresponding to the data frame's priority level in the random access memory pointer table 104.

Referring to Figure 4b, in conjunction with Figure 3, the operation of the priority resolution circuit 108 is shown. At step 85, the priority resolution circuit 108 reads the register 106 for available data frames. If there is no data frame available, as indicated by return loop 86, the priority resolution circuit 108 rereads the register 106 until a data frame is available. At step 87, if a data frame is available, the priority resolution circuit 108 retrieves the address of the highest priority data frame (or the priority requested by the media access controller) from the random access memory pointer table 104. At step 88, the priority resolution circuit 108 writes the data frame's address to the frame transmission circuit 110.

At step 89, the priority resolution circuit 108 waits for a signal from the frame transmission circuit 110 to clear the register 106 and the random access memory frame buffer 102 and the random access memory pointer table 104. At step 90, if the priority resolution circuit 108 receives a signal to clear the register 106 from the frame transmission circuit 110, the priority resolution circuit 108 clears the register 106. At step 91, the priority resolution circuit 108 clears the random access memory frame buffer 102 and the random access memory pointer table 104. If at step 89, the priority resolution circuit 108 does not receive a signal from frame transmission circuit to clear the register 106, the priority resolution circuit 108 rereads the register 106 for determining whether a higher priority data frame (or a frame with the priority requested by the media access controller) is available as represented by step 92. If there is no such frame, as indicated by return loop 93, the priority resolution circuit 108 again waits for a signal from the frame transmission circuit 110 to clear the register 106 (step 89). At step 94, if there is such a data frame available, the priority resolution circuit 108

retrieves the address of such data frame from the random access memory pointer table 104. At step 95, the priority resolution circuit 108 writes the data frame's address to the frame transmission circuit 110.

It should be appreciated that steps 89 and 92 operate to assure that any address written to the frame transmission circuit 110 can be overwritten with an address of a higher priority frame (or by a frame of the requested priority) at any time prior to the priority resolution circuit 108 receiving the clear signal at step 89.

Referring to Figure 4c, in conjunction with Figure 3, the operation of the frame transmission circuit 110 is shown. At step 96, the frame transmission circuit 110 waits for a request from the media access controller 72 for transmitting the data frame. If the frame transmission circuit 110 does not receive a request from the media access controller 72, as indicated by return loop 79, the frame transmission circuit 110 merely waits for a request from the media access controller 72. At step 97, when the frame transmission circuit 110 receives a request from the media access controller 72, the frame transmission circuit 110 retrieves the data frame from the random access memory frame buffer 102. At step 98, the frame transmission circuit 110 transmits the data frame to the media access controller 72. And, at step 99, the frame transmission circuit sends a signal to the priority resolution circuit 108 to clear the register 106 and the random access memory frame buffer 102 and the random access memory pointer table 104.

Referring to Figure 5, a block diagram of router 12 is shown in accordance with this invention. Router 12 includes a microprocessor 101 controlling operation of the router. A plurality of transceivers 102(a) – 102(c) each couple router 12 to one of the plurality of sub networks 13. The processor 101 is linked to an address table 105 and operates to route frames received by one transceiver 102(a) – 102(c) on one sub network 13(a) – 13(c) onto another one of the sub networks 13(a) – 13(c) on which the device to which the frame is addressed is located. Each transceiver 102(a) – 102(c) includes a transmitter circuit 64 that is structured and functions as described earlier with respect to Figures 3, 4a, and 4b. Such structure and function assures that router 12 functions to transmit real time frames on the sub networks prior to non-real time frames.

The above described systems and methods provide a frame buffer for the prioritization of real time data frames for transmission over a network medium. Such prioritization may be independent of any prioritization scheme, if any, implemented in a media access controller.

5        The preferred prioritization scheme provides for eight priority levels, which can be represented by a three bit priority indicator. However, it should be appreciated that additional priority levels can be assigned to each frame by scaling the teaching of this preferred embodiment. A system with multiple priority levels becomes useful for prioritizing between real time audio data and real time video data for example. Such a  
10        system also enables prioritization between different digitized audio data frames to provide a higher priority for frames that contain more critical speech sounds. For example, frames that contain vowel sounds critical for operators understanding a phrase of speech may be prioritized over frames containing hard consonant sounds which, if dropped, may not render the speech completely unintelligible.

15        Although the invention has been shown and described with respect to certain preferred embodiments, it is obvious that equivalents and modifications will occur to others skilled in the art upon the reading and understanding of the specification. The present invention includes all such equivalents and modifications, and is limited only by the scope of the following claims.



## CLAIMS

What is claimed is:

1. A frame processing unit for transmitting data frames of varying priorities on a  
5 network medium comprising:
  - a) a frame buffer management circuit receiving data frames and storing data frames in a buffer memory;
  - b) a register storing data representing the existence of data frames of a designated priority in the buffer memory;
  - 10 c) a priority resolution circuit, reading the register to determine the highest priority data frame available for transmission; and
  - d) a frame transmission circuit receiving an address of the highest priority data frame from the priority resolution circuit, receiving a signal from a media access controller indicating that a frame may be transmitted, retrieving a frame from the buffer memory corresponding to the address, and making the data frame available to the media access controller for transmitting to the network medium.
2. The frame processing unit of claim 1, wherein priority resolution circuit continually retrieves data from the register to determine highest priority data frame in  
20 the buffer memory and replaces an address previously provided to the frame transmission circuit if a higher priority frame becomes available.
3. The frame processing unit of claim 2, wherein the frame buffer is a random access memory frame buffer.
- 25 4. The frame processing unit of claim 3, further including a random access memory pointer table storing an indicator of the priority for each frame in the frame buffer along with the address location of each frame in the frame buffer.

5. The frame processing unit of claim 4, wherein the frame buffer management circuit locates the address of the highest priority frame, as indicated by the register, from the random access memory pointer table.

6. The frame processing unit of claim 5, wherein the media access controller receives the frame from the frame transmission circuit and makes each frame available to physical layer circuitry.

7. The frame processing unit of claim 6, wherein the frame transmission frame circuit, upon transmission of a frame to the media access controller, sends a command to the priority resolution circuit which in turn updates the register and the random access memory pointer table to reflect transmission of the frame.

8. The frame processing unit of claim 7, wherein the frame buffer management circuit receives and stores data frames from an application via a peripheral bus.

9. The frame processing unit of claim 8, wherein data received via the peripheral bus may include data of varying priorities as assigned by the application.

10. A method of transmitting the highest priority data frame available in a frame buffer, the method comprising:

a) reading data from a register to determine the priority of the highest priority data frame available for transmission;

b) locating a frame buffer address at which the highest priority frame is stored in a frame buffer;

c) writing the address of the highest priority data frame to a frame transmission circuit;

d) overwriting the address of the highest priority data frame with the address of a new highest priority data frame if a new higher yet priority data frame becomes available; and

e) retrieving the new highest priority data frame from the frame buffer and transmitting the new highest priority data frame when the network media is available.

11. The method of claim 10, further including updating the register upon  
5 transmission of a data frame to reflect transmission of the data frame.

12. The method of claim 11, wherein the step of locating the frame buffer address includes looking up the frame buffer address in a pointer table which stores the frame buffer address along with the priority of the frame stored at the address.

13. The method of claim 12, further including updating the pointer table upon  
10 transmission of a data frame to reflect transmission of the data frame.

14. A network computer comprising:

a) a central processing unit operating a plurality of applications generating data frames of varying priorities for transmission on a network medium;

b) a network interface circuit receiving the data frames and transmitting the data frames on the network medium in priority order, the network interface circuit including:

20 i) a frame buffer management circuit receiving data frames from the central processing unit and storing data frames in a buffer memory;

ii) a register storing data representing the existence of data frames of a designated priority in the buffer memory;

25 iii) a priority resolution circuit, reading the register to determine the highest priority data frame available for transmission; and

iii) a frame transmission circuit receiving an address of the highest priority data frame from the priority resolution circuit, receiving a signal from a media access controller indicating that a frame may be transmitted, retrieving a frame from the buffer memory corresponding to the address, and making the

data frame available to the media access controller for transmitting to the network medium.

15. The network computer of claim 14, wherein priority resolution circuit continually  
5 retrieves data from the register to determine highest priority data frame in the buffer memory and replaces an address previously provided to the frame transmission circuit if a higher priority frame becomes available.

16. The network computer of claim 15, wherein the frame buffer is a random access  
10 memory frame buffer.

17. The network computer of claim 16, further including a random access memory  
pointer table storing an indicator of the priority for each frame in the frame buffer along with the address location of each frame in the frame buffer.

18. The network computer of claim 17, wherein the frame buffer management circuit  
locates the address of the highest priority frame, as indicated by the register, from the random access memory pointer table.

19. The network computer of claim 18, wherein the media access controller receives  
20 the frame from the frame transmission circuit and makes each frame available to physical layer circuitry.

20. The network computer of claim 19, wherein the frame transmission frame circuit,  
25 upon transmission of a frame to the media access controller, sends a command to the priority resolution circuit which in turn updates the register and the random access memory pointer table to reflect transmission of the frame.

21. The network computer of claim 20, wherein the frame buffer management circuit  
30 receives and stores data frames from an application via a peripheral bus.

22. The network computer of claim 21, wherein data received via the peripheral bus may include data of varying priorities as assigned by the application.

5 23. The network computer of claim 22, wherein the frame buffer management circuit includes a random access memory frame buffer to store the data frame.

[illegible]

5











12 




Figure 5



## POWER OF ATTORNEY

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (List name and registration number)

Warren A. Sklar, Reg. No. 26,373; Neil A. DuChez, Reg. No. 26,725; Mark D. Saralino, Reg. No. 34,243; M. David Galin, Reg. No. 41,767; Jonathan A. Platt, Reg. No. 41,255, Ronald D. Trice 40,435.

Richard J. Roddy, Reg. No. 27,688; Paul S. Drake, Reg. No. 33,491; Louis A. Riley, Reg. No. 39,817; Elizabeth A. Apperley, Reg. No. 36,248; Harry A. Wolin 32,638.

The undersigned to this declaration and power of attorney hereby authorizes the U.S. attorney(s) named herein to accept and follow instructions from

Name(s) of authorized representative(s) \_\_\_\_\_  
Address \_\_\_\_\_

as to any actions to be taken in the Patent and Trademark Office regarding this application without direct communication between the U.S. attorney(s) and the undersigned. In the event of a change in the person(s) from whom instructions may be taken, the U.S. attorney(s) will be so notified by the undersigned.


### Send Correspondence To:


Mark D. Saralino  
Renner, Otto, Boisselle & Sklar, LLP  
1621 Euclid Ave., 19th Floor  
Cleveland, Ohio 44115

### Direct Telephone Calls To: (name and telephone number)

Mark D. Saralino  
Tel. No: (216) 621-1113  
Fax No: (216) 621-6165

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued therein.

Full name of sole or first inventor: Atul Garg  
Inventor's signature:   
Date: 8/17/00 Country of Citizenship: India  
Residence: San Jose, California  
Post Office Address: 1822 Canal Way  
San Jose, California 95132

Full name of second inventor: Yatin Acharya  
Inventor's signature:   
Date: 8/17/00 Country of Citizenship: India  
Residence: Sunnyvale, California  
Post Office Address: 1235 Wildwood Avenue, #91  
Sunnyvale, California 94089

CHECK FOR ANY OF THE FOLLOWING ADDED PAGE(S) WHICH  
FORM A PART OF THIS DECLARATION

\_\_\_\_ Signature for third and subsequent joint inventors. Number of pages added \_\_\_\_.

\_\_\_\_ Added page to combined declaration and power of attorney for divisional, continuation, or continuation-in-part (CIP) application.

X This declaration ends with this page.

C:\154\MD5\AMDS\IP331us\decl.poa.wpd